|
|
Site Map
|
Home
|
中文(Chinese)
:::
About Us
News
People
Faculty
Staff
Research
Laboratories
Research Highlights
Programs
Credits for Graduation
Course Description
International Student Affairs
Taipei Tech OIA
Admission Requirements
Academic Regulations
Dormitories Infomation
Contact Us
Accreditation Certificate
IEET 2020
IEET 2010
IEET 2008
Scholarships
More
Download Forms (EE)
Download Forms (OAA)
Home
>
Programs
>
Course Description
> Digital VLSI Design and Layout
:::
Digital VLSI Design and Layout
3 credit 3 hours
Introduction to CMOS Circuit, MOS Transistor Theory, CMOS Technology, Circuit Characterization, Performance Estimation, CMOS circuit and Logic Design, CMOS Design Methods, CMOS Testing, CMOS Subsystem Design, and CMOS Case Studies. (已有)
Copyright © 2024 Department of Electrical Engineering,
Taipei Tech
. All Rights Reserved.
Address: No. 1, Sec. 3, Chung-Hsiao E. Rd., Taipei 106, Taiwan, Republic of China
Tel:+886-2-27712171 Ext.2100 Fax:+886-2-27317187
Visits since May 26, 2003